Efficient Seed Utilization for Reseeding based Compression

نویسندگان

  • Erik H. Volkerink
  • Subhasish Mitra
چکیده

1 One of the main drawbacks of the conventional reseeding architecture is the limited seed efficiency due to the variance in the number of specified bits per vector. This paper proposes a new LFSR reseeding architecture that essentially solves this problem, resulting in a significant compression ratio. The compression ratio is very close to the entropy in terms of #total bits / #specified bits. The technique is applied on two industrial designs resulting in a compression ratio of 33x (with a seed efficiency of 95%), whereas the conventional reseeding architecture resulted in only 2x (with a seed efficiency of only 50%).

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Built-In Reseeding for Serial Bist

Reseeding is used to improve fault coverage in pseudo-random testing. Most of the work done on reseeding is based on storing the seeds in an external tester. Besides its high cost, testing using automatic test equipment (ATE) makes it hard to test the circuit while in the system. In this paper, we present a technique for built-in reseeding. Our technique requires no storage for the seeds. The s...

متن کامل

On-chip Compression of Output Responses with Unknown Values Using LFSR Reseeding

We propose a procedure for designing an LFSRbased circuit for masking of unknown output values that appear in the output response of a circuit tested using LBIST. The procedure is based on reseeding of the LFSR to mask unknown output values while allowing fault effects to propagate. To determine the seeds, the output response of the circuit is partitioned into a minimal number of fragments, and...

متن کامل

Low-overhead Built-in Bist Reseeding

Reseeding is used to improve fault coverage in pseudo-random testing. Most of the work done on reseeding is based on storing the seeds in an external tester. Besides its high cost, testing using automatic test equipments (ATEs) makes it hard to test the circuit while in the system. In this paper, we present a technique for built-in reseeding. Our technique requires no storage for the seeds. The...

متن کامل

A mixed mode BIST scheme based on reseeding of folding counters

In this paper a new scheme for deterministic and mixed mode scan-based BIST is presented. It relies on a new type of test pattern generator which resembles a programmable Johnson counter and is called folding counter. Both the theoretical background and practical algorithms are presented to characterize a set of deterministic test cubes by a reasonably small number of seeds for a folding counte...

متن کامل

A New LFSR Reseeding based Test Compression Scheme by Virtual Reduction of Smax

A new LFSR based test compression scheme is proposed by reducing the maximum number of specified bits in the test cube set, smax, virtually. The performance of a conventional LFSR reseeding scheme highly depends on smax. In this paper, by using different clock phases between an LFSR and scan chains, and grouping the scan cells, we could reduce smax virtually. If the clock frequency which is slo...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2003